FSP-M MRC Training Issues

未关闭
#123 1 条评论 2 个 reaction 已指派 0 人 在 GitHub 查看

还没有人认领这个 Issue。

评估

难度
4/5
预计耗时
3-5 天
新手友好度
25/100
Issue 类型
缺陷
描述清晰度
需要澄清
活跃度
停滞
技术栈
c
领域
embedded-iot

调研方向

首先比较 mrc-training-4-channels-enabled.txt 和 mrc-training-1-channel-enabled.txt,重点关注 Read Leveling Training 和 Install EFI Memory 失败。结合报告中的 channel、DQ/DQS、UserBD 和 CCC 设置检查 SPD.DQ_DQS.txt,然后使用 v6304 FSP 重现问题。完成的标准是四个 channel 全部完成 MRC training,并且 EFI memory 安装成功。

由索引模型根据 Issue 内容生成。

描述

Hello,

We are developing an Intel N100 (Alder Lake N) SoM, and we are using the following LPDDR5x RAM chips: MT62F1G32D2DS-023 WT:B.
We have configured the right SPD table, as suggested by Intel and mapped the correct DQ/DQS values, UserBD and CCC Config for the RAM.
We are currently using the v6304 version of the FSP and we have an issue during MRC Training, where it stops at 'Read Leveling Training' and does not continue forward. This issue happens when all 4 channels of the memory controller are being used. Attached, you will find the logs related to this issue:

mrc-training-4-channels-enabled.txt

If we leave just one channel enabled, we pass the 'Read Leveling Training' and the rest of the enabled training algorithms, but at the end we get an error at the following 'Install EFI Memory' log. We have attached the logs for this behaviour as well:

mrc-training-1-channel-enabled.txt

We also attached the the SPD table and the DQ/DQS values we used:

SPD&DQ_DQS.txt

Could you help us solving this issue?
We thank you in advance.

@LowLJ1999

主要语言
C
星标
366
派生
143
PR 合并指标
30 天内没有已合并 PR

环境准备

  • 没有 Dockerfile 或 Docker Compose 文件
  • 没有 Pull Request 模板
  • 阅读贡献指南

从这里开始

  1. 先读完整个 Issue,再读项目的贡献指南。
  2. 在 Issue 下留言说明你要接手 —— 这能避免两个人做同样的事。
  3. Fork 仓库,在一个分支上完成修改。
  4. 提交 Pull Request,并在描述里引用这个 Issue 编号。

intel/FSP 的其他 Issue

查看 intel/FSP 的全部 Issue

相似的 Issue

更多 C Issue

把新 issue 发到你的邮箱

精选适合新手参与的 GitHub issue 摘要。