QDMA mastering from FPGA
Open
Assessment
This issue has not been assessed yet.
Description
To support FPGA kernels operating on host-side buffers (and GPU buffers down the line) we need to enable mastering the QDMA from the host side. Modify QDMA config to enable mastering, and implement any required host-side and FPGA-side infrastructure.
- Dominant language
- Tcl
- Stars
- 48
- Forks
- 23
- Avg merge
- 19h 53m
- Merged PRs (30d)
- 7
Getting set up
- No Dockerfile or Docker Compose file
- No pull request template
- Read the contributing guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
More from Xilinx/SLASH
-
Difficulty 2/5 1-3 hours Newbie friendliness 74/100
-
Supporting asynchronous HBM clock crossing and AXI width conversionPossibly taken @hpc-aulmamei claimed this 4 days ago. Open
Difficulty 5/5 Over a week Newbie friendliness 35/100
-
Difficulty 4/5 3-5 days Newbie friendliness 35/100
-
device bring up issue (v80-smi write-static-shell)Possibly taken @quetric claimed this 7 days ago. Open
Difficulty 4/5 3-5 days Newbie friendliness 35/100
-
V80 SLASH shell silently drops host `s_axi_control` writes to offsets `0x40–0xBF`Possibly taken @quetric claimed this 10 days ago. Open
Difficulty 4/5 3-5 days Newbie friendliness 45/100