mcquerol/direct-digital-frequency-synthesis-systemverilog

SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.

SystemVerilogStars 2Forks 0Watchers 2Open issues 3License MIT License

Details

仓库信息

Ownermcquerol

Homepage—

Last pushed2024-12-18

Last updated2025-12-14

Issues fetched at—

Community at a glance