SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.
(2 star) (0 fork) (1 issue indicizzata) (1 good first issue aperta)
Repository
SystemVerilog DDFS project on FPGA. Includes LUT design and sine wave generation.
MATLAB simulations for load flow studies using various algorithms in power systems.
Advanced C++ exercises on OOP, operator overloading, and STL containers.
Various PHP projects demonstrating web development techniques and form processing.
Reaction game for PSoC5 with ERIKA OS. Explores embedded design and RTOS.