How to log waveform of AIE configuration port

Open
#88 0 comments 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Assessment

Difficulty
5/5
Estimated time
Over a week
Newbie friendliness
25/100
Issue type
Documentation
Clarity
Needs clarification
Activity status
Stale
Domain
documentation, embedded-iot

Research direction

Start with the aie_adder demo, xrt.ini, pre-sim.tcl, and launch_hw_emu.sh to trace how the hw_emu waveform is collected. Compare the observed S00_AXI behavior with the AM009 documentation and determine whether it covers AIE configuration and startup, including whether PL-only startup is supported.

Written by the indexing model from the issue text.

Description

Hi all,
I'm running the aie_adder demo in hw_emu flow, and I want to log all signals' waveform when running hw_emu
the way I log all waveform is that add below info in xrt.ini

[Emulation] 
user_pre_sim_script=<use pre sim script absolute path>

and my pre-sim.tcl is just log_wave -r *

After running the launch_hw_emu.sh and exit the QEMU, I could find dr_behav.wcfg in my behavior sim folder, and when open it in vivado, I could find the hls and aie interface wave, below is the hls kernel mm2s interface waveform
image

Based on above result, I think my workflow is correct

When I open the block design of this project, I find that the S00_AXI is connected to the cips_noc IP, and other *_AXIS is connected to hls kernel, two slave and one master
image

Based on AM009 documentation, AIE array has a configuration port, AXI master could write instruction into AIE Tile program memory using this AXI bus, I guess this AXI bus in block design is S00_AXI, so that the PS could config the AIE using this axi bus

However when I check the waveform of this axi bus, there is no data transfer on this bus, and the waveform shows below
image

Is this bus port used as aie configuration? how could I know the aie boot mechanism, especially how to config the AIE array, and how to start AIE? is there any doc to describe this?

Another thing is that can I just run PL+AIE without PS code? is it possible to start AIE through PL rather than PS?

Thanks!

Dominant language
Makefile
Stars
605
Forks
233
Avg merge
1m
Merged PRs (30d)
1

Contributor guide

Open the contributing guide

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

More from Xilinx/Vitis_Accel_Examples

All issues in Xilinx/Vitis_Accel_Examples

Similar issues

More Documentation issues

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.