enhancementgood first issue
仓库指标
- 星标
- (1,108 个星标)
- PR 合并指标
- (平均合并 17天 1小时) (30 天内合并 18 个 PR)
描述
Steps to repro:
bsc -verilog -o Top.v Top.bs
Expected result: output goes into Top.v
Expected result, slightly darker timeline: -o flag is rejected as incompatible with Verilog output, compile fails.
Actual result: -o flag silently ignored, output goes into mkTop.v (as that is the name of the module in Top.bs).