llvm/llvm-project

[X86] Failure to reduce extended i64 add/sub/mul arithmetic to i32 with known zeros in the upper 32-bits

開放

#142,308 建立於 2025年6月1日

 (13 則留言) (0 個反應) (1 位負責人)C++ (10,782 個分叉)batch import
backend:X86good first issuemissed-optimization

倉庫指標

星標
 (26,378 顆星)
PR 合併指標
 (PR 指標待抓取)

描述

https://c.godbolt.org/z/3Gv4rPEGq

As noted on #141360 - x86 i64 add/sub/mul arithmetic is not reduced to i32 arithmetic when the upper 32-bits are known to be zero (and can be implicitly zero-extended). We do appear to do this for logic and shift instructions.

On recent CPU targets, ADD/SUB i64 is usually just as cheap as i32 equivalents but MUL can often still benefit, and there's potential for shorter instruction encodings for all of them.

We can either handle this with combineAdd/Sub/Mul in X86ISelLowering.cpp or we can wait until X86ISelDAGToDAG.cpp

貢獻者指南