<Good First Issue />
/
Language
Project
Label
Sign in
Sign up
verilog-to-routing/vtr-verilog-to-routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
C++
Stars 1177
Forks 430
Watchers 1177
Open issues 151
License Other
Details
仓库信息
Owner
verilog-to-routing
Homepage
https://verilogtorouting.org
GitHub
https://github.com/verilog-to-routing/vtr-verilog-to-routing
Last pushed
2025-12-13
Last updated
2025-12-15
Issues fetched at
—
Stats
Community at a glance
Loading...
Loading
--
Loading
--
Loading
--
Loading
--