<Good First Issue />
/
Language
Project
Label
Sign in
Sign up
openhwgroup/cv32e40s
4 stage, in-order, secure RISC-V core based on the CV32E40P
SystemVerilog
Stars 151
Forks 28
Watchers 151
Open issues 5
License Other
Details
仓库信息
Owner
openhwgroup
Homepage
https://docs.openhwgroup.org/projects/cv32e40s-user-manual/en/latest/
GitHub
https://github.com/openhwgroup/cv32e40s
Last pushed
2024-10-31
Last updated
2025-12-13
Issues fetched at
—
Stats
Community at a glance
Loading...
Loading
--
Loading
--
Loading
--
Loading
--