ucb-bar/chipyardScala
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
(2255 star) (857 fork) (3 issue indicizzate) (3 good first issue aperte)
Repository
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
The batteries-included testing and formal verification library for Chisel-based RTL designs.
Base NVDLA Workload for FireMarshal
Fork of upstream onnxruntime focused on supporting risc-v accelerators