Métriques du dépôt
- Stars
- (239 étoiles)
- Métriques de merge PR
- (Métriques PR en attente)
Description
Not sure if this is on the radar/in scope at all but thinking about how to eventually build a QLPC compiler (e.g. logical -> physical circuit generator) would be a great way to push this project to the next level.
The main motivation is that while we have TQEC working on 2D compilers for planar chips, there are no major open source efforts for reconfigurable/dense connectivity compilers where the resource gains from QLDPC codes traded with slower clock speeds are the main technology that would validate the advantages (if any) of these architectures. Most recent papers providing resource estimates (https://arxiv.org/pdf/2603.28627, https://arxiv.org/html/2505.15907v1) seem far from having full circuits ready. Clearly this is a huge non trivial problem, but thinking of a proof of concept project to build in this community could be very fruitful (e.g. specific code/algo combo). Interested in others thoughts on this direction.