chipsalliance/verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

C++Stars 1712Forks 263Watchers 1712Open issues 579License Other

Details

仓库信息

Ownerchipsalliance

Last pushed2025-12-12

Last updated2025-12-15

Issues fetched at—

Community at a glance