Hacktoberfest 2026: the issues maintainers tagged for October, open and beginner-friendly. Browse Hacktoberfest issues

Wrong link for SmartLynq+

Open
#27 0 comments 0 reactions 0 assignees View on GitHub

Nobody has claimed this yet.

Assessment

Difficulty
1/5
Estimated time
Under an hour
Newbie friendliness
45/100
Issue type
Documentation
Clarity
Clearly specified
Activity status
Stale
Domain
documentation

Research direction

Inspect the Useful Links section associated with docs/Introduction/Versal-EDT/docs/6-system-design-example-HSDP.rst and identify the SmartLynq+ link target. Replace the outdated SmartLynq documentation URL with the current one, then verify that the link resolves to the intended SmartLynq+ document.

Written by the indexing model from the issue text.

Description

Under "Useful Links" the SmartLynq+ documentation link points to the older SmartLynq document.

https://github.com/Xilinx/Embedded-Design-Tutorials/blob/master/docs/Introduction/Versal-EDT/docs/6-system-design-example-HSDP.rst

Dominant language
No language data
Stars
172
Forks
70
Avg merge
9m
Merged PRs (30d)
1

Contributor guide

No contributing guide indexed for this repository

First steps

  1. Read the whole issue, then the project's contributing guide.
  2. Comment on the issue to say you are picking it up — it saves two people doing the same work.
  3. Fork the repository and make your change on a branch.
  4. Open a pull request that references the issue number.

More from Xilinx/Embedded-Design-Tutorials

All issues in Xilinx/Embedded-Design-Tutorials

Similar issues

More Documentation issues

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.