<Good First Issue />
/
Language
Project
Label
Sign in
Sign up
UTOSS/risc-v
UTOSS' starter multicycle RISC-V core.
SystemVerilog
Stars 5
Forks 10
Watchers 5
Open issues 40
License CERN Open Hardware Licence Version 2 - Strongly Reciprocal
Details
仓库信息
Owner
UTOSS
Homepage
—
GitHub
https://github.com/UTOSS/risc-v
Last pushed
2025-12-14
Last updated
2025-12-14
Issues fetched at
—
Stats
Community at a glance
Loading...
Loading
--
Loading
--
Loading
--
Loading
--