Krishnarjunmitra/Verilog-Projects
Verilog-Projects is a curated collection of RTL design and verification modules, ranging from basic logic circuits (Half Adder, Full Adder) to advanced system-level blocks (ALU, UART, RISC CPU).
Details
仓库信息
Verilog-Projects is a curated collection of RTL design and verification modules, ranging from basic logic circuits (Half Adder, Full Adder) to advanced system-level blocks (ALU, UART, RISC CPU).
Stats
Loading...
Loading
--
Loading
--
Loading
--
Loading
--