<Good First Issue />
/
Language
Project
Label
Sign in
Sign up
Aatib-cpu/SystemVerilog-1
UDEMY courses on SystemVerilog part 1 by "Kumar Khandagle"
SystemVerilog
Stars 5
Forks 0
Watchers 5
Open issues 1
Details
仓库信息
Owner
Aatib-cpu
Homepage
—
GitHub
https://github.com/Aatib-cpu/SystemVerilog-1
Last pushed
2025-09-15
Last updated
2025-12-14
Issues fetched at
—
Stats
Community at a glance
Loading...
Loading
--
Loading
--
Loading
--
Loading
--